Home CMS Production Clean room MedAustron HEPHY testbeams old
electronics module assembly SiDDaTA scratch
  HEPHY logbook of the Electronics Group, Page 3 of 4  Not logged in ELOG logo
Entry  Mon Nov 30 17:23:51 2015, Hao Yin, Belle II, system, HardwareRun001,  Room_bw_n.pngRoom_bw_p.png
ADC Hot, FIRRun001, PedestalRun001

room temp pedrun

target: BW
Entry  Mon Nov 30 17:47:54 2015, Hao Yin, Belle II, system, HardwareRun002,  Room_-z_n.pngRoom_-z_p.png
ADC Hot, FIRRun001, PedestalRun001

target: -Z

room temp pedrun
Entry  Mon Nov 30 18:32:13 2015, Hao Yin, Belle II, system, ADC Delay Scan Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)
Entry  Mon Nov 30 18:44:04 2015, Hao Yin, Belle II, system, FIRRun_Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)

 
Entry  Mon Nov 30 18:45:49 2015, Hao Yin, Belle II, system, PedestalRun_Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

 
Entry  Mon Nov 30 18:49:23 2015, Hao Yin, Belle II, system, Hardware_Cold,  Cold_-z_n.pngCold_-z_p.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

target: -Z

 
Entry  Mon Nov 30 19:01:54 2015, Hao Yin, Belle II, system, Hardware_Cold,  Cold_ce_n.pngCold_ce_p.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

Temp = 0°C

target: CE
Entry  Mon Nov 30 19:48:05 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_ce_p.pngRoomTemp_with_cold_config_ce_n.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

with room temp i2c config

Temp = 0°C
Entry  Mon Nov 30 20:06:15 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p.pngRoomTemp_with_cold_config_-z_n.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

with room temp i2c config

Temp = room
Entry  Mon Nov 30 20:16:37 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p_3.pngRoomTemp_with_cold_config_-z_n_3.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

ADC delay shifted by 3 (1.5ns) all sensors

with room temp i2c config
Entry  Mon Nov 30 20:27:42 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p_5.pngRoomTemp_with_cold_config_-z_n_5.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

ADC shifted by 5 (2.5ns) all sensors

with room temp i2c config
Entry  Mon Nov 30 22:35:41 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p_9.pngRoomTemp_with_cold_config_-z_n_9.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

ADC shifted by 9 (4.5ns) all sensors

with room temp i2c config
Entry  Wed Apr 30 16:52:17 2008, Markus Friedl, BELLE Upgrade, module, micron, micron sensor glued to frame 
soeben haben wir den micron-DSSD (double metal layer) in den 2-teiligen rahmen geklebt und auf beiden seiten
temporäre kapton-stückerln aufgeklebt, über die bias appliziert werden kann. nach trocknung und bonden der
bias-verbindungen (montag, 5.5.2008) wird dieser für sensor-tests zur verfügung stehen.
Entry  Tue May 20 14:27:50 2008, Markus Friedl, BELLE Upgrade, source, micron, analysis results of source test 9x

*** NOTE: AFTER THIS MEASUREMENT WE REALIZED THAT BIASING WAS NOT DONE PROPERLY
          HENCE THE RESULTS BELOW ARE NOT RELIABLE 
Entry  Wed Oct 7 14:23:35 2009, Dieter Uhl, BELLE Upgrade, hybrid, #4, hybrid-pitchadapter pitchadapter4_lower_coat.gifpitchadapter4_lower_coat_opens.gifpitchadapter4_upper_coat.gifpitchadapter4_upper_coat_opens.gif
opens at upper coat
Entry  Wed Oct 7 14:24:06 2009, Dieter Uhl, BELLE Upgrade, hybrid, #5, hybrid-pitchadapter pitchadapter5_lower_coat_opens.gifpitchadapter5_lower_coat.gifpitchadapter5_upper_coat_opens.gifpitchadapter5_upper_coat.gif
shorts at upper coat
Entry  Sun Jul 4 05:48:36 2010, Christian Irmler, BELLE Upgrade, source, Origami 6 - module 1, run002: first analysis results 7x
Run name: run002

Run type: 0 (Hardware (Normal Run))
Entry  Tue May 19 09:31:50 2015, Hao Yin, , , , Noise Test ITA 
Everything works except L3 p-side.

The config file is shown in the following:

### Original Configuration File Name: /home/katsuro/tuxdaq_devel/config/delay_scan.latency_scan.cfg ###
Entry  Tue May 19 10:08:53 2015, Hao Yin, , , , FADC system setup success 
3 FADC. All Channel/APV25 running (except L3 n first and last -> not connected (bonding))

n-side: all connectors

p-side: 0x01: 1, 2, 4 and 0x02, 1 with L3 p and L4 p (Telescope)
Entry  Tue May 19 13:42:04 2015, Hao Yin, , , , L6 Noise inJection Setup P1000702.JPGP1000700.JPGP1000699.JPGP1000703.JPGP1000707.JPG
Test Nr. 1:

RLC between DockBox and Hybrid (both side).

Preliminary Test on L6, but all other sensors are connected.
ELOG V3.1.5-fc6679b