Home CMS Production Clean room MedAustron HEPHY testbeams old
electronics module assembly SiDDaTA scratch
  HEPHY logbook of the Electronics Group, Page 1 of 4  Not logged in ELOG logo
ID Date Author Project Measurement Type Object ID Subject Text Attachments
  67   Mon Nov 30 22:35:41 2015 Hao YinBelle IIsystemHardware_Room_With_Cold_I2C ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

ADC shifted by 9 (4.5ns) all sensors
 RoomTemp_with_cold_config_-z_p_9.pngRoomTemp_with_cold_config_-z_n_9.png 
  65   Mon Nov 30 20:27:42 2015 Hao YinBelle IIsystemHardware_Room_With_Cold_I2C ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

ADC shifted by 5 (2.5ns) all sensors
 RoomTemp_with_cold_config_-z_p_5.pngRoomTemp_with_cold_config_-z_n_5.png 
  64   Mon Nov 30 20:16:37 2015 Hao YinBelle IIsystemHardware_Room_With_Cold_I2C ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

ADC delay shifted by 3 (1.5ns)
 RoomTemp_with_cold_config_-z_p_3.pngRoomTemp_with_cold_config_-z_n_3.png 
  63   Mon Nov 30 20:06:15 2015 Hao YinBelle IIsystemHardware_Room_With_Cold_I2C ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

with room temp i2c config
 RoomTemp_with_cold_config_-z_p.pngRoomTemp_with_cold_config_-z_n.png 
  62   Mon Nov 30 19:48:05 2015 Hao YinBelle IIsystemHardware_Room_With_Cold_I2C ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

with room temp i2c config
 RoomTemp_with_cold_config_ce_p.pngRoomTemp_with_cold_config_ce_n.png 
  61   Mon Nov 30 19:01:54 2015 Hao YinBelle IIsystemHardware_Cold ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

Temp = 0°C
 Cold_ce_n.pngCold_ce_p.png 
  60   Mon Nov 30 18:49:23 2015 Hao YinBelle IIsystemHardware_Cold ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

target: -Z
 Cold_-z_n.pngCold_-z_p.png 
  59   Mon Nov 30 18:45:49 2015 Hao YinBelle IIsystemPedestalRun_Cold ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns), FIRRun_Cold_001

 
  
  58   Mon Nov 30 18:44:04 2015 Hao YinBelle IIsystemFIRRun_Cold ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns)

 
  
  57   Mon Nov 30 18:32:13 2015 Hao YinBelle IIsystemADC Delay Scan Cold ADC Cold diff to hot: 1-3 adc delay config
(max 1.5 ns)
  
  56   Mon Nov 30 17:47:54 2015 Hao YinBelle IIsystemHardwareRun002 ADC Hot, FIRRun001, PedestalRun001

target: -Z

room temp pedrun
 Room_-z_n.pngRoom_-z_p.png 
  55   Mon Nov 30 17:23:51 2015 Hao YinBelle IIsystemHardwareRun001 ADC Hot, FIRRun001, PedestalRun001

room temp pedrun

target: BW
 Room_bw_n.pngRoom_bw_p.png 
  54   Mon Nov 30 17:13:47 2015 Hao YinBelle IIsystemPedestalRun ADC Hot, FIRRun001

room temp pedrun
  
  53   Mon Nov 30 17:11:17 2015 Hao YinBelle IImoduleFIRRun001FIRRun001 aft ADC_HOTFirRun 20 min after I2C   
  52   Mon Nov 30 15:18:12 2015 Hao YinBelle IImoduleADC_DELAY_HOTADC delay hotADC delay scan at room temp and 20 min
after APV I2C config.

measured values at display in the
  
  51   Mon Nov 30 15:12:19 2015 Hao Yin   FIR_ADC configFIR filter and ADC delay test:
ADC delay and FIR filter with and
without cooling to reproduce error detected
  
Entry is currently edited by Hao Yin on 255.255.255.255    50   Fri May 29 11:47:56 2015 Hao YinBelle IIsystemPS FilterTesting PS LV filter and quantifying the required min noise lvlData of this entry is recorded in the folder:
LV315kHz_Injections
Injecting noise to LV with a freq.
  
  49   Wed May 27 09:30:54 2015 Hao YinBelle IIsystemCAEN PS Primary side Measured Primary side of caen wo load (setup
attachment 2 and prelimilary res. attachment
1. )
 P1000776.JPGP1000774.JPGP1000777.JPGP1000780.JPG 
  48   Mon May 25 20:27:23 2015 Hao YinBelle IIsystemCaen PS base line measurements Baseline noise measurements wo injection.

measure noise in both HV and LV.

wings of APV25 using cmc with 128
 P1000760.JPGP1000758.JPG 
  47   Mon May 25 10:38:03 2015 Hao YinBelle IIsystemL5 Ladder Emission TestEmission(TestNr: 16)

base line noise measurement are
saved in SYSTEM_CHECK_AFTER_WE.
  
ELOG V3.1.5-fc6679b