Home CMS Production Clean room MedAustron HEPHY testbeams old

testbeam-rd50-desy-Oct2024 testbeam-RD50-DESY-Apr2024 testbeam-RD50-DESY-Jul2023 testbeam-RD50-CERN-Oct2022 testbeam-DESY-Oct2017 testbeam-DESY-April2017 testbeam-SPS2015 testbeam-SPS2014 testbeam-DESY14 testbeam-SPS12 testbeam-SPS11 testbeam-SPS10 testbeam-SPS09 testbeam-SPS08 LP-TPC

Belle/Infineon/AIDA testbeam at SPS in Nov 2014, Page 6 of 6  Not logged in

Find |  Login |  Help

Full | Summary | Threaded | Collapse | Expand     -- All entries -- Last day Last 3 Days Last week Last month Last 3 Months Last 6 Months Last Year -- Project -- common Belle SVD Infineon AIDA -- Data -- Unknown Good Crap  118 Entries

Goto page Previous  1, 2, 3, 4, 5, 6   All

Sun Nov 23 12:55:47 2014, Benedikt Würkner, Belle SVD, HardwareRun, 045, 20000, , , Unknown  Hardware Run +-50V Bias Room Temperature Pedestal 018 (again marked all the bad strips)   Sun Nov 23 15:07:54 2014, Markus Friedl, Belle SVD, common, , , , , Unknown  Geometry setup of FW/BW: (all dimensions are in mm and refer to the sensor planes)     Sun Nov 23 17:51:44 2014, Benedikt Würkner, Belle SVD, HardwareRun, 046, 100000, 20:06, 20:36, Unknown  Hardware Run +-60V Bias Room Temperature Pedestal 018 (again marked all the bad strips)   Mon Nov 17 22:21:41 2014, Hao Yin, , FIR run, 001, , Mon Nov 17 22:08:29 CET 2014, , Good  Excellent, brilliant run.    Thu Nov 20 22:11:06 2014, Hao Yin, Belle SVD, HardwareRun, 012, , , , Good  cooled see appendix (FirRun003) PedestalRun_009 multi 6 Raw Mode   Fri Nov 21 19:42:36 2014, Hao Yin, , HardwareRun_033, , , , , Good  L6 are swapped, needs to be corrected later in the offline analysis. cooled at -25 latest ADC delay and FIRRun   Sun Nov 23 15:09:53 2014, Markus Friedl, Belle SVD, PedestalRun, 001, 10000, , , Good  Initial pedestal run with SVD3 setup and WedgeOld, FW993, BW993 (reading out 4 chips on every p-side)   Sun Nov 23 15:10:42 2014, Markus Friedl, Belle SVD, CalibrationRun, 001, 83400, , , Good  Initial calibration run with SVD3 setup and WedgeOld, FW993, BW993 (reading out 4 chips on every p-side)   Sun Nov 23 15:13:37 2014, Markus Friedl, Belle SVD, HardwareRun, 003, 100600, 23.11.2014 14:07:23, 23.11.2014 16:51:27, Good  Hardware run, hitting APVs 0/1 on p-sides, 1/2 on n-sides EUDAT telescope running with difference of 2 events   Sun Nov 23 16:55:37 2014, Markus Friedl, Belle SVD, HardwareRun, 004, 60600, 23.11.2014 16:51:49, 23.11.2014 18:23:54, Good  Hardware run, hitting APVs 1/2 on p-sides, 1/2 on n-sides EUDAT telescope running with difference of 2 events   Sun Nov 23 18:26:54 2014, Markus Friedl, Belle SVD, HardwareRun, 005, 60600, 23.11.2014 18:24:34, 23.11.2014 , Good  Hardware run, hitting APVs 2/3 on p-sides, 1/2 on n-sides EUDAT telescope running with difference of 2 events   Wed Nov 19 22:59:24 2014, Hao Yin, Belle SVD, CalibrationRun_004, , , , , Crap  cooled (see last calibration run) Latest noise, FIRfilter settings.      Thu Nov 20 11:13:44 2014, Hao Yin, , HardwareRun_008, 008, , , , Crap  cooled see attachment in FIRRun_003 PedestalRun_009 CalibrationRun_005   Thu Nov 20 11:14:19 2014, Benedikt Würkner, , HardwareRun_009, 009, , , , Crap   cooling see attachment of FIRRun003 Ped 009 Cal 005   Thu Nov 20 15:32:33 2014, Hao Yin, , HardwareRun, 010, , , , Crap  same as hardware run 009 FIFO FULL ERROR starting at ~event 5000   Thu Nov 20 16:13:18 2014, Hao Yin, Belle SVD, HardwareRun, 011, , , , Crap  cooled see appendix (FirRun003) PedestalRun_009 multi 6 Raw Mode   Fri Nov 21 15:10:19 2014, Benedikt Würkner, , HardwareRun, 15-22 (exept 19) , none, , , Crap      Sun Nov 23 01:05:43 2014, Hao Yin, Belle SVD, HardwareRun, 039, 20000, 2014-11-22 15:18:40, , Crap  Cooled down to -20 Bias voltage set to +-80V Pedestal_013 (cooled)

Goto page Previous  1, 2, 3, 4, 5, 6   All

ELOG V3.1.5-fc6679b