Wed Nov 19 18:20:29 2014, Axel König, Infineon, calibration run, Infineon_run007_cal, , , , Unknown
|
|
Wed Nov 19 20:04:53 2014, Hao Yin, Belle SVD, PedestalRun_006, , , , , Unknown
|
Temperature: See attachment
FIRFilterRun_002
Layer 3-n side deactivated, because Hao broke it. |
Wed Nov 19 20:07:05 2014, Hao Yin, Belle SVD, HardwareRun_002, , , , , Unknown
|
Multi-6 cooled.
See latest Noise, and PedestalRun.
|
Wed Nov 19 22:25:29 2014, Hao Yin, Belle SVD, PedestalRun_008 [CheckLayout], , , , , Unknown
|
cooled (temperature see attachment latest noise run),
latest Noise, FIR settings with the right layout mapping. |
Wed Nov 19 22:59:24 2014, Hao Yin, Belle SVD, CalibrationRun_004, , , , , Crap
|
cooled (see last calibration run)
Latest noise, FIRfilter settings.
Failed due to VME read timeout. |
Wed Nov 19 23:15:50 2014, Hao Yin, Belle SVD, HardwareRun_003, , , , , Unknown
|
cooled, latest noise, cal, PedestalRun.
Rawmode |
Wed Nov 19 23:31:08 2014, Hao Yin, Belle SVD, HardwareRun_004, , , , , Unknown
|
Same as HardwareRun_003 but with ZS. |
Thu Nov 20 00:52:50 2014, Hao Yin, Belle SVD, FIRRun_002, , , , , Unknown
|
cooled with new delay run |
Thu Nov 20 00:54:21 2014, Hao Yin, Belle SVD, PedestalRun_008, , , , , Unknown
|
temp see attachment (von flo)
10000
latest fir filter (002) |
Thu Nov 20 00:55:14 2014, Hao Yin, Belle SVD, HardwareRun_007, , , , , Unknown
|
temp cooled see attachment
last noise run(007)
FIRRun_002
PedestalRun_008
new cal run Raw, test with put fifo full flags |
Thu Nov 20 10:22:17 2014, Markus Friedl, Belle SVD, common, , , , , Unknown
|
- Some VME errors occured over night
- Optical fiber changed
- Situation improved
- L3n hybrid could not be configured by I2C
- Plugged cable into the former FWDn slot
- Fully working
|
Thu Nov 20 10:33:13 2014, Benedikt Würkner, Belle SVD, FIRRun and Delay Scan, 003, , , , Unknown
|
Cooled see appendix
with new layout (l3_n-side channels changed and reactivated).
Latest FIRRun |
Thu Nov 20 10:39:11 2014, Benedikt Würkner, Belle SVD, PedestalRun_009, , , , , Unknown
|
cooled see appendix (FIRRun003)
MaxEvents 10000
|
Thu Nov 20 10:39:13 2014, Benedikt Würkner, Belle SVD, PedestalRun_009, , , , , Unknown
|
cooled see appendix (FIRRun003)
MaxEvents 10000
|
Thu Nov 20 10:41:54 2014, Benedikt Würkner, Belle SVD, CalibrationRun_005, , , , , Unknown
|
cooled see appendix (FIRRun_003)
PedestalRun_009 |
Thu Nov 20 11:13:44 2014, Hao Yin, , HardwareRun_008, 008, , , , Crap
|
cooled see attachment in FIRRun_003
PedestalRun_009
CalibrationRun_005
zerosuppressed |
Thu Nov 20 11:14:19 2014, Benedikt Würkner, , HardwareRun_009, 009, , , , Crap
|
cooling see attachment of FIRRun003
Ped 009
Cal 005
Multi 6 raw mode
L5_n_side out of order
FIFO_FULL_ERROR starting at ~2000 events |
Thu Nov 20 15:32:33 2014, Hao Yin, , HardwareRun, 010, , , , Crap
|
same as hardware run 009
FIFO FULL ERROR starting at ~event 5000 |
Thu Nov 20 15:47:56 2014, Axel König, Infineon, hardware run, Infineon_run011, , , , Unknown
|
Infineon new stack - batch 4
faulty!!! |
Thu Nov 20 16:13:18 2014, Hao Yin, Belle SVD, HardwareRun, 011, , , , Crap
|
cooled see appendix (FirRun003)
PedestalRun_009
multi 6 Raw Mode
FIFO size increased
FIFO FULL at event ~27000 |
|