Home CMS Production Clean room MedAustron HEPHY testbeams old
testbeam-rd50-desy-Oct2024 testbeam-RD50-DESY-Apr2024 testbeam-RD50-DESY-Jul2023 testbeam-RD50-CERN-Oct2022 testbeam-DESY-Oct2017 testbeam-DESY-April2017 testbeam-SPS2015 testbeam-SPS2014 testbeam-DESY14 testbeam-SPS12 testbeam-SPS11 testbeam-SPS10 testbeam-SPS09 testbeam-SPS08 LP-TPC
  Belle/Infineon/AIDA testbeam at SPS in Nov 2014, Page 5 of 6  Not logged in ELOG logo
Entry  Wed Nov 19 18:20:29 2014, Axel König, Infineon, calibration run, Infineon_run007_cal, , , , Unknown 
 
Entry  Wed Nov 19 20:04:53 2014, Hao Yin, Belle SVD, PedestalRun_006, , , , , Unknown Temp_19-11-14.PNG
Temperature: See attachment
FIRFilterRun_002
Layer 3-n side deactivated, because Hao broke it.
Entry  Wed Nov 19 20:07:05 2014, Hao Yin, Belle SVD, HardwareRun_002, , , , , Unknown 
Multi-6 cooled.
See latest Noise, and PedestalRun.
 
Entry  Wed Nov 19 22:25:29 2014, Hao Yin, Belle SVD, PedestalRun_008 [CheckLayout], , , , , Unknown 
cooled (temperature see attachment latest noise run),
latest Noise, FIR settings with the right layout mapping.
Entry  Wed Nov 19 22:59:24 2014, Hao Yin, Belle SVD, CalibrationRun_004, , , , , Crap 
cooled (see last calibration run)
Latest noise, FIRfilter settings. 
 
Entry  Wed Nov 19 23:15:50 2014, Hao Yin, Belle SVD, HardwareRun_003, , , , , Unknown 
cooled, latest noise, cal, PedestalRun.
Rawmode
Entry  Wed Nov 19 23:31:08 2014, Hao Yin, Belle SVD, HardwareRun_004, , , , , Unknown 
Same as HardwareRun_003 but with ZS.  
Entry  Thu Nov 20 00:52:50 2014, Hao Yin, Belle SVD, FIRRun_002, , , , , Unknown 
cooled with new delay run
Entry  Thu Nov 20 00:54:21 2014, Hao Yin, Belle SVD, PedestalRun_008, , , , , Unknown 
temp see attachment (von flo)
10000
latest fir filter (002)
Entry  Thu Nov 20 00:55:14 2014, Hao Yin, Belle SVD, HardwareRun_007, , , , , Unknown 
temp  cooled see attachment
last noise run(007)
FIRRun_002
Entry  Thu Nov 20 10:22:17 2014, Markus Friedl, Belle SVD, common, , , , , Unknown 

    Some VME errors occured over night
    Optical fiber changed 
    Situation improved

 

    L3n hybrid could not be configured by I2C
    Plugged cable into the former FWDn slot
    Fully
working

 
Entry  Thu Nov 20 10:33:13 2014, Benedikt Würkner, Belle SVD, FIRRun and Delay Scan, 003, , , , Unknown Temp_19-11-14.PNG
 Cooled see appendix
with new layout (l3_n-side channels changed and reactivated).
Latest FIRRun
Entry  Thu Nov 20 10:39:11 2014, Benedikt Würkner, Belle SVD, PedestalRun_009, , , , , Unknown 
cooled see appendix (FIRRun003)
MaxEvents 10000
 
Entry  Thu Nov 20 10:39:13 2014, Benedikt Würkner, Belle SVD, PedestalRun_009, , , , , Unknown 
cooled see appendix (FIRRun003)
MaxEvents 10000
 
Entry  Thu Nov 20 10:41:54 2014, Benedikt Würkner, Belle SVD, CalibrationRun_005, , , , , Unknown 
 cooled see appendix (FIRRun_003)
PedestalRun_009
Entry  Thu Nov 20 11:13:44 2014, Hao Yin, , HardwareRun_008, 008, , , , Crap 
cooled see attachment in FIRRun_003
PedestalRun_009
CalibrationRun_005
Entry  Thu Nov 20 11:14:19 2014, Benedikt Würkner, , HardwareRun_009, 009, , , , Crap 
 cooling see attachment of FIRRun003

Ped 009

Cal 005
Entry  Thu Nov 20 15:32:33 2014, Hao Yin, , HardwareRun, 010, , , , Crap 
same as hardware run 009

FIFO FULL ERROR starting at ~event 5000
Entry  Thu Nov 20 15:47:56 2014, Axel König, Infineon, hardware run, Infineon_run011, , , , Unknown 
 Infineon new stack - batch 4 
 faulty!!!
Entry  Thu Nov 20 16:13:18 2014, Hao Yin, Belle SVD, HardwareRun, 011, , , , Crap 
cooled see appendix (FirRun003)

PedestalRun_009

multi 6 Raw Mode
ELOG V3.1.5-fc6679b