Home CMS Production Clean room MedAustron HEPHY testbeams old
testbeam-rd50-desy-Oct2024 testbeam-RD50-DESY-Apr2024 testbeam-RD50-DESY-Jul2023 testbeam-RD50-CERN-Oct2022 testbeam-DESY-Oct2017 testbeam-DESY-April2017 testbeam-SPS2015 testbeam-SPS2014 testbeam-DESY14 testbeam-SPS12 testbeam-SPS11 testbeam-SPS10 testbeam-SPS09 testbeam-SPS08 LP-TPC
  Belle/Infineon/AIDA testbeam at SPS in Nov 2014, Page 3 of 6  Not logged in ELOG logo
ID Date Authordown Project Subject Run Number Events StartTime EndTime Data
  47   Wed Nov 19 22:59:24 2014 Hao YinBelle SVDCalibrationRun_004    Crap

cooled (see last calibration run)

Latest noise, FIRfilter settings. 

 

Failed due to VME read timeout.

  48   Wed Nov 19 23:15:50 2014 Hao YinBelle SVDHardwareRun_003    Unknown

cooled, latest noise, cal, PedestalRun.

Rawmode

  49   Wed Nov 19 23:31:08 2014 Hao YinBelle SVDHardwareRun_004    Unknown

Same as HardwareRun_003 but with ZS.  

  50   Thu Nov 20 00:52:50 2014 Hao YinBelle SVDFIRRun_002    Unknown

cooled with new delay run

  51   Thu Nov 20 00:54:21 2014 Hao YinBelle SVDPedestalRun_008    Unknown

temp see attachment (von flo)
10000
latest fir filter (002)

  52   Thu Nov 20 00:55:14 2014 Hao YinBelle SVDHardwareRun_007    Unknown

temp cooled see attachment

last noise run(007)

FIRRun_002

PedestalRun_008

new cal run Raw, test with put fifo full flags

  58   Thu Nov 20 11:13:44 2014 Hao Yin HardwareRun_008008   Crap

cooled see attachment in FIRRun_003

PedestalRun_009

CalibrationRun_005

zerosuppressed

  60   Thu Nov 20 15:32:33 2014 Hao Yin HardwareRun010   Crap

same as hardware run 009

FIFO FULL ERROR starting at ~event 5000

  63   Thu Nov 20 16:13:18 2014 Hao YinBelle SVDHardwareRun011   Crap

cooled see appendix (FirRun003)

PedestalRun_009

multi 6 Raw Mode

FIFO size increased

 

 

FIFO FULL at  event ~27000

  66   Thu Nov 20 22:11:06 2014 Hao YinBelle SVDHardwareRun012   Good

cooled see appendix (FirRun003)

PedestalRun_009

multi 6 Raw Mode

FIFO size increased

  80   Fri Nov 21 19:05:27 2014 Hao YinBelle SVDFIRRun_004  Fri Nov 21 19:05:23 CET 2014 Unknown

New ADC delay scan. cooled, -25 temperature

 

  81   Fri Nov 21 19:10:09 2014 Hao YinBelle SVDCalibrationRun_006    Unknown

cooled, latest ADC delay scan and FIRRun. 

  83   Fri Nov 21 19:42:36 2014 Hao Yin HardwareRun_033    Good

L6 are swapped, needs to be corrected later in the offline analysis.

cooled at -25

latest ADC delay and FIRRun

PedestalRun_012

CalibrationRun_006

100k trigger dead time

 

Need to change L6n apv definition to:

mod = 9,0,1,1,1,m,29,0,0,0,0,0,0,L6_n_side

apv = 9,1,34,3,30,x,0,0,5,1,7,0,0,x
apv = 9,0,36,3,50,x,0,0,5,1,6,0,0,x
apv = 9,3,38,3,30,x,0,0,5,1,9,0,0,x
apv = 9,2,40,3,30,x,0,0,5,1,8,0,0,x

to  get the right mapping of the sensor.

Attachment 1: Temp_21-11-14.PNG
Temp_21-11-14.PNG
  84   Fri Nov 21 22:08:32 2014 Hao Yin PedestalRun01310000  Unknown

correct mapping

cooled -25 °C

L3n deactivated

 

  94   Sat Nov 22 15:31:49 2014 Hao YinBelle SVDHardwareRun038437882014-11-22 15:18:40 Unknown

Cooled down to -20

Bias voltage set to +-60V

Pedestal_013 (cooled)

Noisefile: HardwareRun_036.noi

Zero suppressed

  105   Sun Nov 23 01:05:43 2014 Hao YinBelle SVDHardwareRun039200002014-11-22 15:18:40 Crap

Cooled down to -20

Bias voltage set to +-80V

Pedestal_013 (cooled)

Noisefile: HardwareRun_036.noi

 

  106   Sun Nov 23 01:37:42 2014 Hao YinBelle SVDHardwareRun040200002014-11-23 01:37:00 Unknown

Bias voltage set to +-80V

Pedestal_015 (cooled)

"New" layout with no cooling (CO2 is no more)

Newly set values for APC Delay

New FIR Run 005

Temperature around 30 C

Bias: +-80V

  110   Sun Nov 23 10:32:41 2014 Hao YinBelle SVDPedestalRun01610000  Unknown

Pedestal Run

room temperature (30C)

Bias scans planned

  111   Sun Nov 23 10:51:49 2014 Hao YinBelle SVDHardwareRun04276863  Unknown

Hardware Run +-40V Bias

Room Temperature

Pedestal 016

Zero Suppressed

Attachment 1: Temp_23-11-14.PNG
Temp_23-11-14.PNG
  4   Fri Nov 14 19:49:04 2014 Florian BuchsteinercommonBelle Setup    Unknown
Attachment 1: SPS_2014_Testbeam_-_Belle_Setup-Model.pdf
ELOG V3.1.5-fc6679b