Home CMS Production Clean room MedAustron HEPHY testbeams old

electronics module assembly SiDDaTA scratch

HEPHY logbook of the Electronics Group, Page 3 of 4  Not logged in

Find |  Select |  Login |  Help

New entries since: Thu Jan 1 01:00:00 1970

Full | Summary | Threaded     -- All entries -- Last day Last 3 Days Last week Last month Last 3 Months Last 6 Months Last Year -- Type -- Common Measurement -- Project -- SPS Testbeam June08 Belle II PixelFED -- Measurement Type -- hybrid module source system  64 Entries

Goto page Previous  1, 2, 3, 4   Next  All

ID Date Author Project Measurement Type Object ID Subject Text   55   Mon Nov 30 17:23:51 2015 Hao Yin Belle II system HardwareRun001   ADC Hot, FIRRun001, PedestalRun001 room temp pedrun target: BW      56   Mon Nov 30 17:47:54 2015 Hao Yin Belle II system HardwareRun002   ADC Hot, FIRRun001, PedestalRun001 target: -Z room temp pedrun      57   Mon Nov 30 18:32:13 2015 Hao Yin Belle II system ADC Delay Scan Cold   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)      58   Mon Nov 30 18:44:04 2015 Hao Yin Belle II system FIRRun_Cold   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)        59   Mon Nov 30 18:45:49 2015 Hao Yin Belle II system PedestalRun_Cold   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001        60   Mon Nov 30 18:49:23 2015 Hao Yin Belle II system Hardware_Cold   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001 target: -Z      61   Mon Nov 30 19:01:54 2015 Hao Yin Belle II system Hardware_Cold   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001 Temp = 0°C      62   Mon Nov 30 19:48:05 2015 Hao Yin Belle II system Hardware_Room_With_Cold_I2C   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001 with room temp i2c config      63   Mon Nov 30 20:06:15 2015 Hao Yin Belle II system Hardware_Room_With_Cold_I2C   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001 with room temp i2c config      64   Mon Nov 30 20:16:37 2015 Hao Yin Belle II system Hardware_Room_With_Cold_I2C   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001 ADC delay shifted by 3 (1.5ns)      65   Mon Nov 30 20:27:42 2015 Hao Yin Belle II system Hardware_Room_With_Cold_I2C   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001 ADC shifted by 5 (2.5ns) all sensors      67   Mon Nov 30 22:35:41 2015 Hao Yin Belle II system Hardware_Room_With_Cold_I2C   ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001 ADC shifted by 9 (4.5ns) all sensors      5   Wed Apr 30 16:52:17 2008 Markus Friedl BELLE Upgrade module micron micron sensor glued to frame soeben haben wir den micron-DSSD (double metal layer) in den 2-teiligen rahmen geklebt und auf beiden seiten      14   Tue May 20 14:27:50 2008 Markus Friedl BELLE Upgrade source micron analysis results of source test *** NOTE: AFTER THIS MEASUREMENT WE REALIZED THAT BIASING WAS NOT DONE PROPERLY  9x    15   Wed Oct 7 14:23:35 2009 Dieter Uhl BELLE Upgrade hybrid #4 hybrid-pitchadapter opens at upper coat      16   Wed Oct 7 14:24:06 2009 Dieter Uhl BELLE Upgrade hybrid #5 hybrid-pitchadapter shorts at upper coat      17   Sun Jul 4 05:48:36 2010 Christian Irmler BELLE Upgrade source Origami 6 - module 1 run002: first analysis results Run name: run002 Run type: 0 (Hardware (Normal Run))  7x    37   Tue May 19 09:31:50 2015 Hao Yin       Noise Test ITA Everything works except L3 p-side. The config file is shown in the following:      38   Tue May 19 10:08:53 2015 Hao Yin       FADC system setup success 3 FADC. All Channel/APV25 running (except L3 n first and last -> not connected (bonding)) n-side: all connectors      42   Tue May 19 13:42:04 2015 Hao Yin       L6 Noise inJection Setup Test Nr. 1: RLC between DockBox and Hybrid (both side).

Goto page Previous  1, 2, 3, 4   Next  All

ELOG V3.1.5-fc6679b