Home CMS Production Clean room MedAustron HEPHY testbeams old
testbeam-rd50-desy-Oct2024 testbeam-RD50-DESY-Apr2024 testbeam-RD50-DESY-Jul2023 testbeam-RD50-CERN-Oct2022 testbeam-DESY-Oct2017 testbeam-DESY-April2017 testbeam-SPS2015 testbeam-SPS2014 testbeam-DESY14 testbeam-SPS12 testbeam-SPS11 testbeam-SPS10 testbeam-SPS09 testbeam-SPS08 LP-TPC
  Belle/Infineon/AIDA testbeam at SPS in Nov 2014, Page 6 of 6  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Author Project Subject Run Number Events StartTime EndTime Datadown Text Attachments
  114   Sun Nov 23 12:55:47 2014 Benedikt WürknerBelle SVDHardwareRun04520000  UnknownHardware Run +-50V Bias
Room Temperature
Pedestal 018 (again marked all the
  
  115   Sun Nov 23 15:07:54 2014 Markus FriedlBelle SVDcommon    UnknownGeometry setup of FW/BW:
(all dimensions are in mm and refer
to the sensor planes)
 fwbw_setup.png 
Entry is currently edited by Thomas Bergauer on 193.170.243.91    120   Sun Nov 23 17:51:44 2014 Benedikt WürknerBelle SVDHardwareRun04610000020:0620:36UnknownHardware Run +-60V Bias
Room Temperature
Pedestal 018 (again marked all the
  
  14   Mon Nov 17 22:21:41 2014 Hao Yin FIR run001 Mon Nov 17 22:08:29 CET 2014 GoodExcellent, brilliant run.    
  66   Thu Nov 20 22:11:06 2014 Hao YinBelle SVDHardwareRun012   Goodcooled see appendix (FirRun003)

PedestalRun_009

multi 6 Raw Mode
  
  83   Fri Nov 21 19:42:36 2014 Hao Yin HardwareRun_033    GoodL6 are swapped, needs to be corrected later
in the offline analysis.

cooled at -25
 Temp_21-11-14.PNG 
  116   Sun Nov 23 15:09:53 2014 Markus FriedlBelle SVDPedestalRun00110000  GoodInitial pedestal run with SVD3 setup and
WedgeOld, FW993, BW993 (reading out 4 chips
on every p-side)
  
  117   Sun Nov 23 15:10:42 2014 Markus FriedlBelle SVDCalibrationRun00183400  GoodInitial calibration run with SVD3 setup
and WedgeOld, FW993, BW993 (reading out 4
chips on every p-side)
  
  118   Sun Nov 23 15:13:37 2014 Markus FriedlBelle SVDHardwareRun00310060023.11.2014 14:07:2323.11.2014 16:51:27GoodHardware run, hitting APVs 0/1 on p-sides,
1/2 on n-sides
EUDAT telescope running with difference
  
  119   Sun Nov 23 16:55:37 2014 Markus FriedlBelle SVDHardwareRun0046060023.11.2014 16:51:4923.11.2014 18:23:54GoodHardware run, hitting APVs 1/2 on p-sides,
1/2 on n-sides
EUDAT telescope running with difference
  
  121   Sun Nov 23 18:26:54 2014 Markus FriedlBelle SVDHardwareRun0056060023.11.2014 18:24:3423.11.2014 GoodHardware run, hitting APVs 2/3 on p-sides,
1/2 on n-sides
EUDAT telescope running with difference
  
  47   Wed Nov 19 22:59:24 2014 Hao YinBelle SVDCalibrationRun_004    Crapcooled (see last calibration run)
Latest noise, FIRfilter settings. 
 
  
  58   Thu Nov 20 11:13:44 2014 Hao Yin HardwareRun_008008   Crapcooled see attachment in FIRRun_003
PedestalRun_009
CalibrationRun_005
  
  59   Thu Nov 20 11:14:19 2014 Benedikt Würkner HardwareRun_009009   Crap cooling see attachment of FIRRun003

Ped 009

Cal 005
  
  60   Thu Nov 20 15:32:33 2014 Hao Yin HardwareRun010   Crapsame as hardware run 009

FIFO FULL ERROR starting at ~event
5000
  
  63   Thu Nov 20 16:13:18 2014 Hao YinBelle SVDHardwareRun011   Crapcooled see appendix (FirRun003)

PedestalRun_009

multi 6 Raw Mode
  
  74   Fri Nov 21 15:10:19 2014 Benedikt Würkner HardwareRun15-22 (exept 19) none  Crap    
  105   Sun Nov 23 01:05:43 2014 Hao YinBelle SVDHardwareRun039200002014-11-22 15:18:40 CrapCooled down to -20
Bias voltage set to +-80V
Pedestal_013 (cooled)
  
ELOG V3.1.5-fc6679b