Home CMS Production Clean room MedAustron HEPHY testbeams old
testbeam-rd50-desy-Oct2024 testbeam-RD50-DESY-Apr2024 testbeam-RD50-DESY-Jul2023 testbeam-RD50-CERN-Oct2022 testbeam-DESY-Oct2017 testbeam-DESY-April2017 testbeam-SPS2015 testbeam-SPS2014 testbeam-DESY14 testbeam-SPS12 testbeam-SPS11 testbeam-SPS10 testbeam-SPS09 testbeam-SPS08 LP-TPC
  Belle/Infineon/AIDA testbeam at SPS in Nov 2014, Page 4 of 6  Not logged in ELOG logo
ID Date Author Projectdown Subject Run Number Events StartTime EndTime Data Text Attachments
  63   Thu Nov 20 16:13:18 2014 Hao YinBelle SVDHardwareRun011   Crapcooled see appendix (FirRun003)

PedestalRun_009

multi 6 Raw Mode
  
  66   Thu Nov 20 22:11:06 2014 Hao YinBelle SVDHardwareRun012   Goodcooled see appendix (FirRun003)

PedestalRun_009

multi 6 Raw Mode
  
  71   Fri Nov 21 15:02:28 2014 Benedikt WürknerBelle SVDHardwareRun0131433  Unknowncooled see appendix (FirRun003)
PedestalRun_010
multi 6 Raw Mode
  
  72   Fri Nov 21 15:03:08 2014 Benedikt WürknerBelle SVDHardwareRun014989  Unknowncooled see appendix (FirRun003)
PedestalRun_010
multi 6 Raw Mode
  
  73   Fri Nov 21 15:07:24 2014 Benedikt WürknerBelle SVDHardwareRun0191509482014-11-21 02:41:552014-11-21 10:11:02Unknowncooled see appendix (FirRun003)
PedestalRun_010
multi 6 Raw Mode
  
  80   Fri Nov 21 19:05:27 2014 Hao YinBelle SVDFIRRun_004  Fri Nov 21 19:05:23 CET 2014 UnknownNew ADC delay scan. cooled, -25 temperature
 
  
  81   Fri Nov 21 19:10:09 2014 Hao YinBelle SVDCalibrationRun_006    Unknowncooled, latest ADC delay scan and FIRRun.    
  92   Sat Nov 22 11:16:26 2014 Markus FriedlBelle SVDcooling    UnknownCooling box plant hung up (I2C error on
Alix, persistent after reboot)
Power-cycled cooling plant, now working
  
  93   Sat Nov 22 11:37:16 2014 Benedikt WürknerBelle SVDHardwareRun0364503782014-11-22 1:00:002014-11-22 10:27:54Unknown Not completely cooled since cooling
failed at 1:42 in the night
Bias voltage set to +-60V
 SPS_Testbeam-Temp.xlsxScreen_Shot_2014-11-22_at_12.41.44.png 
  94   Sat Nov 22 15:31:49 2014 Hao YinBelle SVDHardwareRun038437882014-11-22 15:18:40 UnknownCooled down to -20
Bias voltage set to +-60V
Pedestal_013 (cooled)
  
  105   Sun Nov 23 01:05:43 2014 Hao YinBelle SVDHardwareRun039200002014-11-22 15:18:40 CrapCooled down to -20
Bias voltage set to +-80V
Pedestal_013 (cooled)
  
  106   Sun Nov 23 01:37:42 2014 Hao YinBelle SVDHardwareRun040200002014-11-23 01:37:00 UnknownBias voltage set to +-80V
Pedestal_015 (cooled) 

p, li {
  
  109   Sun Nov 23 09:49:00 2014 Markus FriedlBelle SVDcooling    UnknownSaturday evening, the cooling became unstable
which indicates the end of the CO2 supply,
possibly having a mixture of liquid and gas
 temp_last_night.png 
  110   Sun Nov 23 10:32:41 2014 Hao YinBelle SVDPedestalRun01610000  UnknownPedestal Run 
room temperature (30C)
Bias scans planned
  
  111   Sun Nov 23 10:51:49 2014 Hao YinBelle SVDHardwareRun04276863  UnknownHardware Run +-40V Bias
Room Temperature
Pedestal 016
 Temp_23-11-14.PNG 
  112   Sun Nov 23 12:17:59 2014 Benedikt WürknerBelle SVDHardwareRun04420000  UnknownHardware Run +-30V Bias
Room Temperature
Pedestal 017 (again marked all the
  
  114   Sun Nov 23 12:55:47 2014 Benedikt WürknerBelle SVDHardwareRun04520000  UnknownHardware Run +-50V Bias
Room Temperature
Pedestal 018 (again marked all the
  
  115   Sun Nov 23 15:07:54 2014 Markus FriedlBelle SVDcommon    UnknownGeometry setup of FW/BW:
(all dimensions are in mm and refer
to the sensor planes)
 fwbw_setup.png 
  116   Sun Nov 23 15:09:53 2014 Markus FriedlBelle SVDPedestalRun00110000  GoodInitial pedestal run with SVD3 setup and
WedgeOld, FW993, BW993 (reading out 4 chips
on every p-side)
  
  117   Sun Nov 23 15:10:42 2014 Markus FriedlBelle SVDCalibrationRun00183400  GoodInitial calibration run with SVD3 setup
and WedgeOld, FW993, BW993 (reading out 4
chips on every p-side)
  
ELOG V3.1.5-fc6679b