Home CMS Production Clean room MedAustron HEPHY testbeams old
testbeam-rd50-desy-Oct2024 testbeam-RD50-DESY-Apr2024 testbeam-RD50-DESY-Jul2023 testbeam-RD50-CERN-Oct2022 testbeam-DESY-Oct2017 testbeam-DESY-April2017 testbeam-SPS2015 testbeam-SPS2014 testbeam-DESY14 testbeam-SPS12 testbeam-SPS11 testbeam-SPS10 testbeam-SPS09 testbeam-SPS08 LP-TPC
  Belle/Infineon/AIDA testbeam at SPS in Nov 2014, Page 1 of 6  Not logged in ELOG logo
Entry  Sun Nov 23 18:26:54 2014, Markus Friedl, Belle SVD, HardwareRun, 005, 60600, 23.11.2014 18:24:34, 23.11.2014 , Good 

Hardware run, hitting APVs 2/3 on p-sides, 1/2 on n-sides

EUDAT telescope running with difference of 2 events

Entry is currently edited by Thomas Bergauer on 193.170.243.91  Entry  Sun Nov 23 17:51:44 2014, Benedikt Würkner, Belle SVD, HardwareRun, 046, 100000, 20:06, 20:36, Unknown 

Hardware Run +-60V Bias

Room Temperature

Pedestal 018 (again marked all the bad strips)

Zero Suppressed

 

Entry  Sun Nov 23 16:55:37 2014, Markus Friedl, Belle SVD, HardwareRun, 004, 60600, 23.11.2014 16:51:49, 23.11.2014 18:23:54, Good 

Hardware run, hitting APVs 1/2 on p-sides, 1/2 on n-sides

EUDAT telescope running with difference of 2 events

Entry  Sun Nov 23 15:13:37 2014, Markus Friedl, Belle SVD, HardwareRun, 003, 100600, 23.11.2014 14:07:23, 23.11.2014 16:51:27, Good 

Hardware run, hitting APVs 0/1 on p-sides, 1/2 on n-sides

EUDAT telescope running with difference of 2 events

Entry  Sun Nov 23 15:10:42 2014, Markus Friedl, Belle SVD, CalibrationRun, 001, 83400, , , Good 

Initial calibration run with SVD3 setup and WedgeOld, FW993, BW993 (reading out 4 chips on every p-side)

Entry  Sun Nov 23 15:09:53 2014, Markus Friedl, Belle SVD, PedestalRun, 001, 10000, , , Good 

Initial pedestal run with SVD3 setup and WedgeOld, FW993, BW993 (reading out 4 chips on every p-side)

Entry  Sun Nov 23 15:07:54 2014, Markus Friedl, Belle SVD, common, , , , , Unknown fwbw_setup.png

Geometry setup of FW/BW:

(all dimensions are in mm and refer to the sensor planes)

Entry  Sun Nov 23 12:55:47 2014, Benedikt Würkner, Belle SVD, HardwareRun, 045, 20000, , , Unknown 

Hardware Run +-50V Bias

Room Temperature

Pedestal 018 (again marked all the bad strips)

Zero Suppressed

Entry  Sun Nov 23 12:39:45 2014, Axel König, common, PMT's of EUDET (Igor Rubinsky), , , , , Unknown 

Der zweite PM (entsprechend der Beamrichtung) war von Anfang an nicht angeschlossen an die TLU! Stattdessen war ein Atlas pixel sensor, welcher als 4ter PM fungiert angeschlossen. Genau dieser "PM" hatte 0 counts bei der TLU --> Igor sagt, dass dieser Sensor ("PM") anscheinend keine Versorgungsspannung hatte (~400V). Jetzt baut Igor diesen Atlas Sensor wieder aus und hat bereits den nicht angeschlossenen PM wieder angeschlossen an die TLU. DIeser PM zeigt aber nun zu viele counts. Deshalb behalten wir die AND mask 11 (auch jetzt bei den Belle Modulen).

Entry  Sun Nov 23 12:17:59 2014, Benedikt Würkner, Belle SVD, HardwareRun, 044, 20000, , , Unknown 

Hardware Run +-30V Bias

Room Temperature

Pedestal 017 (again marked all the bad strips)

Zero Suppressed

Entry  Sun Nov 23 10:51:49 2014, Hao Yin, Belle SVD, HardwareRun, 042, 76863, , , Unknown Temp_23-11-14.PNG

Hardware Run +-40V Bias

Room Temperature

Pedestal 016

Zero Suppressed

Entry  Sun Nov 23 10:32:41 2014, Hao Yin, Belle SVD, PedestalRun, 016, 10000, , , Unknown 

Pedestal Run

room temperature (30C)

Bias scans planned

Entry  Sun Nov 23 09:49:00 2014, Markus Friedl, Belle SVD, cooling, , , , , Unknown temp_last_night.png

Saturday evening, the cooling became unstable which indicates the end of the CO2 supply, possibly having a mixture of liquid and gas phases.

Strange oscillations observed for the DUT temperatures until the MF valve was finally turned off close to midnight.

 

Entry  Sun Nov 23 09:36:27 2014, Axel König, Infineon, hardware run, Infineon_old_run006, 526562, , , Unknown 

Infineon old

multi hit

Voltage=300V, I=10.4028uA

(new table calibration): V:75, H:95

config: L:\cern14\AIDA

data: L:\cern14\AIDA

EUDAQ File: run000998

DaqEvents: 526562 (-600 ped)

EUDAQ EVENTS: daq events - 600 (+2 offset)  

Entry  Sun Nov 23 09:32:48 2014, Axel König, Infineon, hardware run, Infineon_old_run007, 63913, , , Unknown 

Infineon old

multi hit

Voltage=300V, I=10.4028uA

(new table calibration): V:75, H:96.5

config: L:\cern14\AIDA

data: L:\cern14\AIDA

EUDAQ File: run000999

DaqEvents: 63913 (-600 ped)

EUDAQ EVENTS: daq events - 600 (+2 offset)  

Entry  Sun Nov 23 01:37:42 2014, Hao Yin, Belle SVD, HardwareRun, 040, 20000, 2014-11-23 01:37:00, , Unknown 

Bias voltage set to +-80V

Pedestal_015 (cooled)

"New" layout with no cooling (CO2 is no more)

Newly set values for APC Delay

New FIR Run 005

Temperature around 30 C

Bias: +-80V

Entry  Sun Nov 23 01:05:43 2014, Hao Yin, Belle SVD, HardwareRun, 039, 20000, 2014-11-22 15:18:40, , Crap 

Cooled down to -20

Bias voltage set to +-80V

Pedestal_013 (cooled)

Noisefile: HardwareRun_036.noi

 

Entry  Sun Nov 23 00:51:07 2014, Axel König, Infineon, hardware run, Infineon_old_run005, 26569, , , Unknown 

Infineon old

multi hit

Voltage=300V, I=10.4609uA

(new table calibration): V:75, H:94.5

config: L:\cern14\AIDA

data: L:\cern14\AIDA

EUDAQ File: run000997

DaqEvents: 26569 (-600 ped)

EUDAQ EVENTS: daq events - 600 (+2 offset) 

 
Entry  Sun Nov 23 00:24:15 2014, Axel König, Infineon, hardware run, Infineon_old_run004, 168725, , , Unknown 

Infineon old

multi hit

Voltage=300V, I=10.6529uA

(new table calibration): V:81, H:88

config: L:\cern14\AIDA

data: L:\cern14\AIDA

EUDAQ File: run000996

DaqEvents: 168725 (-600 ped)

EUDAQ EVENTS: daq events - 600 (+2 offset) 

Entry  Sun Nov 23 00:20:41 2014, Axel König, Infineon, hardware run, Infineon_old_run003, 30000, , , Unknown 

Infineon old

multi hit

Voltage=300V, I=10.9797uA

(new table calibration): V:?, H:?

config: L:\cern14\AIDA

data: L:\cern14\AIDA

EUDAQ File: run000994

DaqEvents: 30000 (-600 ped)

EUDAQ EVENTS: daq events - 600 (+2 offset) 

ELOG V3.1.5-fc6679b