Home CMS Production Clean room MedAustron HEPHY testbeams old
testbeam-rd50-desy-Oct2024 testbeam-RD50-DESY-Apr2024 testbeam-RD50-DESY-Jul2023 testbeam-RD50-CERN-Oct2022 testbeam-DESY-Oct2017 testbeam-DESY-April2017 testbeam-SPS2015 testbeam-SPS2014 testbeam-DESY14 testbeam-SPS12 testbeam-SPS11 testbeam-SPS10 testbeam-SPS09 testbeam-SPS08 LP-TPC
  Testbeam at DESY in 2023  Not logged in ELOG logo
Message ID: 305     Entry time: Tue Jul 11 15:08:38 2023
Author: tb-crew 
Subject: first proper tests 
Run Number: 1161 
DUT: RD50-MPW3 
Wafer: unknown 
HV:  
Fluence: unirradiated 
Resistivity: 1.9K 
Beam Energy: 4.2 
Rate Setting:  
Particle Type: electron 
Data: Unknown 
t-Start: 11.07.2023 14:59:27 
t-Stop: 11.07.2023 15:04:08 
Duration_min:
automatic log for run 1161
Comment:
splitting on SOF and EOF of piggy now
Attachment 1: peary_config.cfg  1 kB  | Hide | Hide all | Show all
#This config file was generated with the "MPW3_gui - Config Creator"
#Do not change comment lines like "SEC::xxx" !
#They are needed for parsing

[RD50_MPW3]
this_config_file = config_piggy_new.cfg
#SEC::MISC
accept_tlu_trigger = 0
enable_readout = 1
calib_file_base = calib_base.txt
config_si5345 = clock_config.txt
execute_file = execute.txt
i2c_addr_base = 0x41
i2c_dev = /dev/i2c-9
matrix_config = matrix_config_base.txt

inj = 1000


#SEC::REGISTERS
conf_reg_ts_ctrl = 0
conf_reg_ts_ini = 0
cu_ctrl = 0
en_ext_ctrl = 0
en_ser_out_dcol = 0
en_sfout_dcol = 0
idle0 = 251
idle1 = 247
idle2 = 247
idle3 = 247
tx_ctrl = 0
vbfb = 38
vblr = 38
vn = 21
vnfb = 18
vnsensbias = 50
vnsf = 45
vpbias = 37
vpcomp = 19
vptrim = 36


#SEC::POWER
# voltages with suffix "__u", currents with "__i"
bl__u = 0.9
bl__i = 3
del_hi__u = 0.7
del_hi__i = 3
del_lo__u = 0.9
del_lo__i = 3
p1v3_vssa__u = 1.3
p1v3_vssa__i = 3
p1v8_nw_ring__u = 1.8
p1v8_nw_ring__i = 3
p1v8_vdd!__u = 1.8
p1v8_vdd!__i = 3
p1v8_vdda__u = 1.8
p1v8_vdda__i = 3
p1v8_vddc__u = 1.8
p1v8_vddc__i = 3
p1v8_vsensbus__u = 1.8
p1v8_vsensbus__i = 3
p2v5d__u = 2.5
p2v5d__i = 3
th__u = 1.2
th__i = 3

[RD50_MPW3_Piggy]
this_config_file = config_piggy_new.cfg
#SEC::MISC
calib_file = calib_piggy.txt
execute_file = execute.txt
i2c_addr = 0x47
i2c_dev = /dev/i2c-9
matrix_config = matrix_config_piggy.txt
piggy_attached = 0


#SEC::REGISTERS
conf_reg_ts_ctrl = 0
conf_reg_ts_ini = 0
cu_ctrl = 0
en_ext_ctrl = 0
en_ser_out_dcol = 0
en_sfout_dcol = 0
idle0 = 251
idle1 = 247
idle2 = 247
idle3 = 247
tx_ctrl = 0
vbfb = 38
vblr = 38
vn = 21
vnfb = 18
vnsensbias = 50
vnsf = 45
vpbias = 37
vpcomp = 19
vptrim = 36
Attachment 2: matrix_config_base.txt  21 kB  | Show | Hide all | Show all
Attachment 3: matrix_config_piggy.txt  32 kB  | Hide | Hide all | Show all
# Config-File of the Pixel-Matrix; generated by MPW3-Config-Creator
# each line represents the configuration of an individual pixel
# format: {row} {col} {mask} {en_inj} {hb_en} {en_sfout} {TDAC}

# default values (which are not printed) are:
# {row} {col} 0 0 0 0 -1
00 00 1 0 0 0 -1
00 01 1 0 0 0 -1
00 02 1 0 0 0 -1
00 03 1 0 0 0 -1
00 04 1 0 0 0 -1
00 05 1 0 0 0 -1
00 06 1 0 0 0 -1
00 07 1 0 0 0 -1
00 08 1 0 0 0 -1
00 09 1 0 0 0 -1
00 10 1 0 0 0 -1
00 11 1 0 0 0 -1
00 12 1 0 0 0 -1
00 13 1 0 0 0 -1
00 14 1 0 0 0 -1
00 15 1 0 0 0 -1
00 16 1 0 0 0 -1
00 17 1 0 0 0 -1
00 18 1 0 0 0 -1
00 19 1 0 0 0 -1
00 20 1 0 0 0 -1
00 21 1 0 0 0 -1
00 22 1 0 0 0 -1
00 23 1 0 0 0 -1
00 24 1 0 0 0 -1
00 25 1 0 0 0 -1
00 26 1 0 0 0 -1
00 27 1 0 0 0 -1
00 28 1 0 0 0 -1
00 29 1 0 0 0 -1
00 30 1 0 0 0 -1
00 31 1 0 0 0 -1
00 32 1 0 0 0 -1
00 33 1 0 0 0 -1
00 34 1 0 0 0 -1
00 35 1 0 0 0 -1
00 36 1 0 0 0 -1
00 37 1 0 0 0 -1
00 38 1 0 0 0 -1
00 39 1 0 0 0 -1
00 40 1 0 0 0 -1
00 41 1 0 0 0 -1
00 42 1 0 0 0 -1
00 43 1 0 0 0 -1
00 44 1 0 0 0 -1
00 45 1 0 0 0 -1
00 46 1 0 0 0 -1
00 47 1 0 0 0 -1
00 48 1 0 0 0 -1
00 49 1 0 0 0 -1
00 50 1 0 0 0 -1
00 51 1 0 0 0 -1
00 52 1 0 0 0 -1
00 53 1 0 0 0 -1
00 54 1 0 0 0 -1
00 55 1 0 0 0 -1
00 56 1 0 0 0 -1
00 57 1 0 0 0 -1
00 58 1 0 0 0 -1
00 59 1 0 0 0 -1
00 60 1 0 0 0 -1
00 61 1 0 0 0 -1
00 62 1 0 0 0 -1
00 63 1 0 0 0 -1
01 00 1 0 0 0 -1
01 01 1 0 0 0 -1
01 02 1 0 0 0 -1
01 03 1 0 0 0 -1
01 04 1 0 0 0 -1
01 05 1 0 0 0 -1
01 06 1 0 0 0 -1
01 07 1 0 0 0 -1
01 08 1 0 0 0 -1
01 09 1 0 0 0 -1
01 10 1 0 0 0 -1
01 11 1 0 0 0 -1
01 12 1 0 0 0 -1
01 13 1 0 0 0 -1
01 14 1 0 0 0 -1
01 15 1 0 0 0 -1
01 16 1 0 0 0 -1
01 17 1 0 0 0 -1
01 18 1 0 0 0 -1
01 19 1 0 0 0 -1
01 20 1 0 0 0 -1
01 21 1 0 0 0 -1
01 22 1 0 0 0 -1
01 23 1 0 0 0 -1
01 24 1 0 0 0 -1
01 25 1 0 0 0 -1
01 26 1 0 0 0 -1
01 27 1 0 0 0 -1
01 28 1 0 0 0 -1
01 29 1 0 0 0 -1
01 30 1 0 0 0 -1
01 31 1 0 0 0 -1
01 32 1 0 0 0 -1
01 33 1 0 0 0 -1
01 34 1 0 0 0 -1
01 35 1 0 0 0 -1
01 36 1 0 0 0 -1
01 37 1 0 0 0 -1
01 38 1 0 0 0 -1
01 39 1 0 0 0 -1
01 40 1 0 0 0 -1
01 41 1 0 0 0 -1
01 42 1 0 0 0 -1
01 43 1 0 0 0 -1
01 44 1 0 0 0 -1
01 45 1 0 0 0 -1
01 46 1 0 0 0 -1
01 47 1 0 0 0 -1
01 48 1 0 0 0 -1
01 49 1 0 0 0 -1
01 50 1 0 0 0 -1
01 51 1 0 0 0 -1
01 52 1 0 0 0 -1
01 53 1 0 0 0 -1
01 54 1 0 0 0 -1
01 55 1 0 0 0 -1
01 56 1 0 0 0 -1
01 57 1 0 0 0 -1
01 58 1 0 0 0 -1
01 59 1 0 0 0 -1
01 60 1 0 0 0 -1
01 61 1 0 0 0 -1
01 62 1 0 0 0 -1
01 63 1 0 0 0 -1
02 00 1 0 0 0 -1
02 01 1 0 0 0 -1
02 02 1 0 0 0 -1
02 03 1 0 0 0 -1
02 04 1 0 0 0 -1
02 05 1 0 0 0 -1
02 06 1 0 0 0 -1
02 07 1 0 0 0 -1
02 08 1 0 0 0 -1
02 09 1 0 0 0 -1
02 10 1 0 0 0 -1
02 11 1 0 0 0 -1
02 12 1 0 0 0 -1
02 13 1 0 0 0 -1
02 14 1 0 0 0 -1
02 15 1 0 0 0 -1
02 16 1 0 0 0 -1
02 17 1 0 0 0 -1
02 18 1 0 0 0 -1
02 19 1 0 0 0 -1
02 20 1 0 0 0 -1
02 21 1 0 0 0 -1
02 22 1 0 0 0 -1
02 23 1 0 0 0 -1
02 24 1 0 0 0 -1
02 25 1 0 0 0 -1
02 26 1 0 0 0 -1
02 27 1 0 0 0 -1
02 28 1 0 0 0 -1
02 29 1 0 0 0 -1
02 30 1 0 0 0 -1
02 31 1 0 0 0 -1
02 32 1 0 0 0 -1
02 33 1 0 0 0 -1
02 34 1 0 0 0 -1
02 35 1 0 0 0 -1
02 36 1 0 0 0 -1
02 37 1 0 0 0 -1
02 38 1 0 0 0 -1
02 39 1 0 0 0 -1
02 40 1 0 0 0 -1
02 41 1 0 0 0 -1
02 42 1 0 0 0 -1
02 43 1 0 0 0 -1
02 44 1 0 0 0 -1
02 45 1 0 0 0 -1
02 46 1 0 0 0 -1
02 47 1 0 0 0 -1
02 48 1 0 0 0 -1
02 49 1 0 0 0 -1
02 50 1 0 0 0 -1
02 51 1 0 0 0 -1
02 52 1 0 0 0 -1
02 53 1 0 0 0 -1
02 54 1 0 0 0 -1
02 55 1 0 0 0 -1
02 56 1 0 0 0 -1
02 57 1 0 0 0 -1
02 58 1 0 0 0 -1
02 59 1 0 0 0 -1
02 60 1 0 0 0 -1
02 61 1 0 0 0 -1
02 62 1 0 0 0 -1
02 63 1 0 0 0 -1
03 00 1 0 0 0 -1
03 01 1 0 0 0 -1
03 02 1 0 0 0 -1
03 03 1 0 0 0 -1
03 04 1 0 0 0 -1
03 05 1 0 0 0 -1
03 06 1 0 0 0 -1
03 07 1 0 0 0 -1
03 08 1 0 0 0 -1
03 09 1 0 0 0 -1
03 10 1 0 0 0 -1
03 11 1 0 0 0 -1
03 12 1 0 0 0 -1
03 13 1 0 0 0 -1
03 14 1 0 0 0 -1
03 15 1 0 0 0 -1
03 16 1 0 0 0 -1
03 17 1 0 0 0 -1
03 18 1 0 0 0 -1
03 19 1 0 0 0 -1
03 20 1 0 0 0 -1
03 21 1 0 0 0 -1
03 22 1 0 0 0 -1
03 23 1 0 0 0 -1
03 24 1 0 0 0 -1
03 25 1 0 0 0 -1
03 26 1 0 0 0 -1
03 27 1 0 0 0 -1
03 28 1 0 0 0 -1
03 29 1 0 0 0 -1
03 30 1 0 0 0 -1
03 31 1 0 0 0 -1
03 32 1 0 0 0 -1
03 33 1 0 0 0 -1
03 34 1 0 0 0 -1
03 35 1 0 0 0 -1
03 36 1 0 0 0 -1
03 37 1 0 0 0 -1
03 38 1 0 0 0 -1
03 39 1 0 0 0 -1
03 40 1 0 0 0 -1
03 41 1 0 0 0 -1
03 42 1 0 0 0 -1
03 43 1 0 0 0 -1
03 44 1 0 0 0 -1
03 45 1 0 0 0 -1
03 46 1 0 0 0 -1
03 47 1 0 0 0 -1
03 48 1 0 0 0 -1
03 49 1 0 0 0 -1
03 50 1 0 0 0 -1
03 51 1 0 0 0 -1
03 52 1 0 0 0 -1
03 53 1 0 0 0 -1
03 54 1 0 0 0 -1
03 55 1 0 0 0 -1
03 56 1 0 0 0 -1
03 57 1 0 0 0 -1
03 58 1 0 0 0 -1
03 59 1 0 0 0 -1
03 60 1 0 0 0 -1
03 61 1 0 0 0 -1
03 62 1 0 0 0 -1
03 63 1 0 0 0 -1
04 00 1 0 0 0 -1
04 01 1 0 0 0 -1
04 02 1 0 0 0 -1
04 03 1 0 0 0 -1
04 04 1 0 0 0 -1
04 05 1 0 0 0 -1
04 06 1 0 0 0 -1
04 07 1 0 0 0 -1
04 08 1 0 0 0 -1
04 09 1 0 0 0 -1
04 10 1 0 0 0 -1
04 11 1 0 0 0 -1
04 12 1 0 0 0 -1
04 13 1 0 0 0 -1
04 14 1 0 0 0 -1
04 15 1 0 0 0 -1
04 16 1 0 0 0 -1
04 17 1 0 0 0 -1
04 18 1 0 0 0 -1
04 19 1 0 0 0 -1
04 20 1 0 0 0 -1
04 21 1 0 0 0 -1
04 22 1 0 0 0 -1
04 23 1 0 0 0 -1
04 24 1 0 0 0 -1
04 25 1 0 0 0 -1
04 26 1 0 0 0 -1
04 27 1 0 0 0 -1
04 28 1 0 0 0 -1
04 29 1 0 0 0 -1
04 30 1 0 0 0 -1
04 31 1 0 0 0 -1
04 32 1 0 0 0 -1
04 33 1 0 0 0 -1
04 34 1 0 0 0 -1
04 35 1 0 0 0 -1
04 36 1 0 0 0 -1
04 37 1 0 0 0 -1
... 1626 more lines ...
Attachment 4: eudaq_config.cfg  6 kB  | Show | Hide all | Show all
ELOG V3.1.5-fc6679b