Home CMS Production Clean room MedAustron HEPHY testbeams old
electronics module assembly SiDDaTA scratch
  HEPHY logbook of the Electronics Group, Page 3 of 4  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
Entry  Thu Jun 5 10:33:46 2014, Benedikt Würkner, Belle II, source, Silc Module, Silc Angle Measurement 1° 
Measured the Silc 03/10 Module using the Sr90 Source to have a comparison for the Eta-Distribution at different angles. 
Data can be found on heros in: /home/medialib/LAB_Silc_Angle. 
Plots made with TuxOA for all different regions can be found in /home/users/bwuerkner/plots/. 
Entry  Thu Jun 5 10:34:06 2014, Benedikt Würkner, Belle II, source, Silc Module, Silc Angle Measurement 4° 
Measured the Silc 03/10 Module using the Sr90 Source to have a comparison for the Eta-Distribution at different angles. 
Data can be found on heros in: /home/medialib/LAB_Silc_Angle. 
Plots made with TuxOA for all different regions can be found in /home/users/bwuerkner/plots/. 
Entry  Thu Jun 5 10:34:29 2014, Benedikt Würkner, Belle II, source, Silc Module, Silc Angle Measurement 7° 
Measured the Silc 03/10 Module using the Sr90 Source to have a comparison for the Eta-Distribution at different angles. 
Data can be found on heros in: /home/medialib/LAB_Silc_Angle. 
Plots made with TuxOA for all different regions can be found in /home/users/bwuerkner/plots/. 
Entry  Thu Jun 5 10:34:45 2014, Benedikt Würkner, Belle II, source, Silc Module, Silc Angle Measurement 10° 
Measured the Silc 03/10 Module using the Sr90 Source to have a comparison for the Eta-Distribution at different angles. 
Data can be found on heros in: /home/medialib/LAB_Silc_Angle. 
Plots made with TuxOA for all different regions can be found in /home/users/bwuerkner/plots/. 
Entry  Tue May 19 10:57:19 2015, Hao Yin, Belle II, system, FIR, FIR filter 
first fir filter run:

# 1:[0x[FADC ID] in hex], 2:[APV25 ChannelNr], 3-10:[fir coef in float]

0x1,0,1.13520608876,-0.0660414994664,-0.0344046528212,-0.0160940592489,-0.0188049576486,-0.00405635272718,0.0022422085805,0.0019532245698
Entry  Tue May 19 11:01:29 2015, Hao Yin, Belle II, system, Pedestal, PedestalRun 16x
FIRRun001

Baseline measurement without injections, 50000 event,

room temperature.
Entry  Tue May 19 13:23:16 2015, Hao Yin, Belle II, system, Calibration, CalibrationRun001 
PedestalRun001, FIRRun001,

room temperature,

no noise injection
Entry  Mon May 25 10:38:03 2015, Hao Yin, Belle II, system, L5 Ladder Emission Test, Emission 
(TestNr: 16)

base line noise measurement are saved in SYSTEM_CHECK_AFTER_WE.
(noise wings at fw n side decreased !!!)
Entry  Mon May 25 20:27:23 2015, Hao Yin, Belle II, system, Caen PS base line measurements,  P1000760.JPGP1000758.JPG
Baseline noise measurements wo injection.

measure noise in both HV and LV.

wings of APV25 using cmc with 128 strip are visible wo injection. (folder CAEN_PS, run name Noise_xxx.dat).
Entry  Wed May 27 09:30:54 2015, Hao Yin, Belle II, system, CAEN PS Primary side,  P1000776.JPGP1000774.JPGP1000777.JPGP1000780.JPG
Measured Primary side of caen wo load (setup attachment 2 and prelimilary res. attachment 1. )

and with load (attachment 3: Load, att. 4 corresponding circuit scheme)
Entry is currently edited by Hao Yin on 255.255.255.255  Entry  Fri May 29 11:47:56 2015, Hao Yin, Belle II, system, PS Filter, Testing PS LV filter and quantifying the required min noise lvl 
Data of this entry is recorded in the folder: LV315kHz_Injections
Injecting noise to LV with a freq. of 314 kHz to emulate Caen PS with KenWood PS.
Entry  Mon Nov 30 17:13:47 2015, Hao Yin, Belle II, system, PedestalRun,  
ADC Hot, FIRRun001

room temp pedrun
Entry  Mon Nov 30 17:23:51 2015, Hao Yin, Belle II, system, HardwareRun001,  Room_bw_n.pngRoom_bw_p.png
ADC Hot, FIRRun001, PedestalRun001

room temp pedrun

target: BW
Entry  Mon Nov 30 17:47:54 2015, Hao Yin, Belle II, system, HardwareRun002,  Room_-z_n.pngRoom_-z_p.png
ADC Hot, FIRRun001, PedestalRun001

target: -Z

room temp pedrun
Entry  Mon Nov 30 18:32:13 2015, Hao Yin, Belle II, system, ADC Delay Scan Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)
Entry  Mon Nov 30 18:44:04 2015, Hao Yin, Belle II, system, FIRRun_Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)

 
Entry  Mon Nov 30 18:45:49 2015, Hao Yin, Belle II, system, PedestalRun_Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

 
Entry  Mon Nov 30 18:49:23 2015, Hao Yin, Belle II, system, Hardware_Cold,  Cold_-z_n.pngCold_-z_p.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

target: -Z

 
Entry  Mon Nov 30 19:01:54 2015, Hao Yin, Belle II, system, Hardware_Cold,  Cold_ce_n.pngCold_ce_p.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

Temp = 0°C

target: CE
Entry  Mon Nov 30 19:48:05 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_ce_p.pngRoomTemp_with_cold_config_ce_n.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

with room temp i2c config

Temp = 0°C
ELOG V3.1.5-fc6679b