Home CMS Production Clean room MedAustron HEPHY testbeams old
electronics module assembly SiDDaTA scratch
  HEPHY logbook of the Electronics Group, Page 1 of 4  Not logged in ELOG logo
Entry  Mon May 25 20:27:23 2015, Hao Yin, Belle II, system, Caen PS base line measurements,  P1000760.JPGP1000758.JPG
Baseline noise measurements wo injection.

measure noise in both HV and LV.

wings of APV25 using cmc with 128 strip are visible wo injection. (folder CAEN_PS, run name Noise_xxx.dat).
Entry  Wed May 27 09:30:54 2015, Hao Yin, Belle II, system, CAEN PS Primary side,  P1000776.JPGP1000774.JPGP1000777.JPGP1000780.JPG
Measured Primary side of caen wo load (setup attachment 2 and prelimilary res. attachment 1. )

and with load (attachment 3: Load, att. 4 corresponding circuit scheme)
Entry  Mon Nov 30 17:13:47 2015, Hao Yin, Belle II, system, PedestalRun,  
ADC Hot, FIRRun001

room temp pedrun
Entry  Mon Nov 30 17:23:51 2015, Hao Yin, Belle II, system, HardwareRun001,  Room_bw_n.pngRoom_bw_p.png
ADC Hot, FIRRun001, PedestalRun001

room temp pedrun

target: BW
Entry  Mon Nov 30 17:47:54 2015, Hao Yin, Belle II, system, HardwareRun002,  Room_-z_n.pngRoom_-z_p.png
ADC Hot, FIRRun001, PedestalRun001

target: -Z

room temp pedrun
Entry  Mon Nov 30 18:32:13 2015, Hao Yin, Belle II, system, ADC Delay Scan Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)
Entry  Mon Nov 30 18:44:04 2015, Hao Yin, Belle II, system, FIRRun_Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns)

 
Entry  Mon Nov 30 18:45:49 2015, Hao Yin, Belle II, system, PedestalRun_Cold,  
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

 
Entry  Mon Nov 30 18:49:23 2015, Hao Yin, Belle II, system, Hardware_Cold,  Cold_-z_n.pngCold_-z_p.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

target: -Z

 
Entry  Mon Nov 30 19:01:54 2015, Hao Yin, Belle II, system, Hardware_Cold,  Cold_ce_n.pngCold_ce_p.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

Temp = 0°C

target: CE
Entry  Mon Nov 30 19:48:05 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_ce_p.pngRoomTemp_with_cold_config_ce_n.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

with room temp i2c config

Temp = 0°C
Entry  Mon Nov 30 20:06:15 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p.pngRoomTemp_with_cold_config_-z_n.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

with room temp i2c config

Temp = room
Entry  Mon Nov 30 20:16:37 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p_3.pngRoomTemp_with_cold_config_-z_n_3.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

ADC delay shifted by 3 (1.5ns) all sensors

with room temp i2c config
Entry  Mon Nov 30 20:27:42 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p_5.pngRoomTemp_with_cold_config_-z_n_5.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

ADC shifted by 5 (2.5ns) all sensors

with room temp i2c config
Entry  Mon Nov 30 22:35:41 2015, Hao Yin, Belle II, system, Hardware_Room_With_Cold_I2C,  RoomTemp_with_cold_config_-z_p_9.pngRoomTemp_with_cold_config_-z_n_9.png
ADC Cold diff to hot: 1-3 adc delay config (max 1.5 ns), FIRRun_Cold_001

ADC shifted by 9 (4.5ns) all sensors

with room temp i2c config
Entry  Mon Nov 30 15:18:12 2015, Hao Yin, Belle II, module, ADC_DELAY_HOT, ADC delay hot 
ADC delay scan at room temp and 20 min after APV I2C config.

measured values at display in the FIR_HOT cfg file.

17:06 first run 20 min after i2c config.
Entry  Fri May 22 12:01:32 2015, Hao Yin, , , , CMC injection LV 10V 
Comparison w/o filter (LC) connected to -z_n side.

Mateo has the results.
Entry  Tue May 19 13:23:16 2015, Hao Yin, Belle II, system, Calibration, CalibrationRun001 
PedestalRun001, FIRRun001,

room temperature,

no noise injection
Entry  Mon May 25 10:38:03 2015, Hao Yin, Belle II, system, L5 Ladder Emission Test, Emission 
(TestNr: 16)

base line noise measurement are saved in SYSTEM_CHECK_AFTER_WE.
(noise wings at fw n side decreased !!!)
Entry  Tue May 19 10:08:53 2015, Hao Yin, , , , FADC system setup success 
3 FADC. All Channel/APV25 running (except L3 n first and last -> not connected (bonding))

n-side: all connectors

p-side: 0x01: 1, 2, 4 and 0x02, 1 with L3 p and L4 p (Telescope)
ELOG V3.1.5-fc6679b